Bücher Wenner
Vorlesetag - Das Schaf Rosa liebt Rosa
15.11.2024 um 15:00 Uhr
An Efficient Methodology for VLSI Circuit Partitioning
Generating and using a circuit specific crossover points
von Sai Pavan Yaraguti, Richard Chapman
Verlag: LAP LAMBERT Academic Publishing
Hardcover
ISBN: 978-3-659-52495-0
Erschienen am 22.04.2014
Sprache: Englisch
Format: 220 mm [H] x 150 mm [B] x 4 mm [T]
Gewicht: 102 Gramm
Umfang: 56 Seiten

Preis: 35,90 €
keine Versandkosten (Inland)


Dieser Titel wird erst bei Bestellung gedruckt. Eintreffen bei uns daher ca. am 30. November.

Der Versand innerhalb der Stadt erfolgt in Regel am gleichen Tag.
Der Versand nach außerhalb dauert mit Post/DHL meistens 1-2 Tage.

35,90 €
merken
klimaneutral
Der Verlag produziert nach eigener Angabe noch nicht klimaneutral bzw. kompensiert die CO2-Emissionen aus der Produktion nicht. Daher übernehmen wir diese Kompensation durch finanzielle Förderung entsprechender Projekte. Mehr Details finden Sie in unserer Klimabilanz.
Klappentext
Biografische Anmerkung

In the recent years, with the explosive growth in the density of VLSI circuits, ecient algorithms and methodologies for circuit partitioning have been established as an important area of computer aided design for VLSI. In this book, I explore a novel methodology for the partitioning of VLSI circuits optimizing area, cost and performance according to the user priorities. A data graph representation of a circuit is taken and an optimum crossover point is calculated with the help of graph partitioning algorithms (METIS). This crossover point is used to mutate the individuals in the genetic algorithm to nd the individual with maximum tness. The previous methods available in the literature use random crossover points which sometimes kill competent genes, signicantly increasing the time to nd an optimum solution. The method proposed in this paper intelligently selects a crossover point considering the circuit given to it and then continues according to the algorithm. This method is demonstrated to be more ecient and faster than the previous approaches.



I work as a Design Verification Engineer for Cirrus Logic, Inc. headquartered in Austin, Texas, USA. We are the premier supplier for high precision analog and digital signal processing components for audio and energy markets .I hold a Master of Science Degree in Electrical and Computer Engineering from Auburn University, Auburn, Alabama, USA.